[1]
Naik, S. and Ramesh, K.B. 2022. Analysis of Conventional and Hybrid Parallel Adder Circuits. Journal of Electronic Design Engineering. 8, 1 (Mar. 2022), 1–6.