Sri vidya B.V and Kirankumar.T 2017. Delay optimized 16 X 16 bit Vedic Multiplier. Journal of Electronic Design Engineering. 3, 3 (Jun. 2017), 8–12.