Sri vidya B.V, & Kirankumar.T. (2017). Delay optimized 16 X 16 bit Vedic Multiplier. Journal of Electronic Design Engineering, 3(3), 8–12. Retrieved from https://www.matjournals.co.in/index.php/JOEDE/article/view/6766