Sri vidya B.V, and Kirankumar.T. 2017. “Delay Optimized 16 X 16 Bit Vedic Multiplier”. Journal of Electronic Design Engineering 3 (3):8-12. https://www.matjournals.co.in/index.php/JOEDE/article/view/6766.