[1]
Himani Sharma, Prachi Ahuja, Shylaja V karatangi, Amrita Rai, and Reshu Agarwal, “Implementation of Full Adder Using CMOS And DFAL Adiabatic Logic”, JOEDE, vol. 5, no. 1, pp. 1–8, Jan. 2019.