Sri vidya B.V, and Kirankumar.T. “Delay Optimized 16 X 16 Bit Vedic Multiplier”. Journal of Electronic Design Engineering 3, no. 3 (June 11, 2017): 8–12. Accessed May 12, 2025. https://www.matjournals.co.in/index.php/JOEDE/article/view/6766.